Deprecated: Use of MediaWiki\Output\OutputPage::setIndexPolicy with index after noindex was deprecated in MediaWiki 1.43. [Called from MediaWiki\Output\OutputPage::setRobotPolicy in /home/forge/wikitrademarks.org/includes/Output/OutputPage.php at line 1008] in /home/forge/wikitrademarks.org/includes/debug/MWDebug.php on line 385
Category:Shinichi KANNO: Difference between revisions - WikiTrademarks Jump to content

Category:Shinichi KANNO: Difference between revisions

From WikiTrademarks
Updating Category:Shinichi_KANNO
 
Updating Category:Shinichi_KANNO
 
Line 2: Line 2:


=== Executive Summary ===
=== Executive Summary ===
Shinichi KANNO is an inventor who has filed 23 patents. Their primary areas of innovation include {Non-volatile semiconductor memory device, e.g. flash memory, one time programmable memory [OTP]} (17 patents), {Command handling arrangements, e.g. command buffers, queues, command scheduling} (16 patents), Digital input from, or digital output to, record carriers {, e.g. RAID, emulated record carriers or networked record carriers} (13 patents), and they have worked with companies such as KIOXIA CORPORATION (12 patents), Kioxia Corporation (11 patents). Their most frequent collaborators include [[Category:Yuki SASAKI|Yuki SASAKI]] (4 collaborations), [[Category:Kazuhiro FUKUTOMI|Kazuhiro FUKUTOMI]] (2 collaborations), [[Category:Hideki YOSHIDA|Hideki YOSHIDA]] (2 collaborations).
Shinichi KANNO is an inventor who has filed 11 patents. Their primary areas of innovation include {in block erasable memory, e.g. flash memory} (7 patents), {Non-volatile semiconductor memory device, e.g. flash memory, one time programmable memory [OTP]} (6 patents), Digital input from, or digital output to, record carriers {, e.g. RAID, emulated record carriers or networked record carriers} (5 patents), and they have worked with companies such as Kioxia Corporation (6 patents), KIOXIA CORPORATION (5 patents). Their most frequent collaborators include [[Category:Hideki YOSHIDA|Hideki YOSHIDA]] (5 collaborations), [[Category:Naoki ESAKA|Naoki ESAKA]] (3 collaborations), [[Category:Yuki SASAKI|Yuki SASAKI]] (3 collaborations).


=== Patent Filing Activity ===
=== Patent Filing Activity ===
Line 11: Line 11:


==== List of Technology Areas ====
==== List of Technology Areas ====
* [[:Category:CPC_G06F3/0679|G06F3/0679]] ({Non-volatile semiconductor memory device, e.g. flash memory, one time programmable memory [OTP]}): 17 patents
* [[:Category:CPC_G06F12/0246|G06F12/0246]] ({in block erasable memory, e.g. flash memory}): 7 patents
* [[:Category:CPC_G06F3/0659|G06F3/0659]] ({Command handling arrangements, e.g. command buffers, queues, command scheduling}): 16 patents
* [[:Category:CPC_G06F3/0679|G06F3/0679]] ({Non-volatile semiconductor memory device, e.g. flash memory, one time programmable memory [OTP]}): 6 patents
* [[:Category:CPC_G06F3/0604|G06F3/0604]] (Digital input from, or digital output to, record carriers {, e.g. RAID, emulated record carriers or networked record carriers}): 13 patents
* [[:Category:CPC_G06F3/0604|G06F3/0604]] (Digital input from, or digital output to, record carriers {, e.g. RAID, emulated record carriers or networked record carriers}): 5 patents
* [[:Category:CPC_G06F3/064|G06F3/064]] ({Management of blocks}): 11 patents
* [[:Category:CPC_G06F3/064|G06F3/064]] ({Management of blocks}): 4 patents
* [[:Category:CPC_G06F12/0246|G06F12/0246]] ({in block erasable memory, e.g. flash memory}): 8 patents
* [[:Category:CPC_G06F3/0688|G06F3/0688]] ({Non-volatile semiconductor memory arrays}): 3 patents
* [[:Category:CPC_G06F2212/7205|G06F2212/7205]] (ELECTRIC DIGITAL DATA PROCESSING  (computer systems based on specific computational models): 5 patents
* [[:Category:CPC_G06F3/0656|G06F3/0656]] ({Data buffering arrangements}): 4 patents
* [[:Category:CPC_G06F3/061|G06F3/061]] (Digital input from, or digital output to, record carriers {, e.g. RAID, emulated record carriers or networked record carriers}): 4 patents
* [[:Category:CPC_G06F3/0631|G06F3/0631]] ({by allocating resources to storage systems}): 4 patents
* [[:Category:CPC_G06F3/0688|G06F3/0688]] ({Non-volatile semiconductor memory arrays}): 4 patents
* [[:Category:CPC_G06F2212/7202|G06F2212/7202]] (ELECTRIC DIGITAL DATA PROCESSING  (computer systems based on specific computational models): 4 patents
* [[:Category:CPC_G06F2212/1016|G06F2212/1016]] (ELECTRIC DIGITAL DATA PROCESSING  (computer systems based on specific computational models): 3 patents
* [[:Category:CPC_G06F2212/7201|G06F2212/7201]] (ELECTRIC DIGITAL DATA PROCESSING  (computer systems based on specific computational models): 3 patents
* [[:Category:CPC_G06F2212/7201|G06F2212/7201]] (ELECTRIC DIGITAL DATA PROCESSING  (computer systems based on specific computational models): 3 patents
* [[:Category:CPC_G06F3/0608|G06F3/0608]] ({Saving storage space on storage systems}): 3 patents
* [[:Category:CPC_G06F3/0656|G06F3/0656]] ({Data buffering arrangements}): 3 patents
* [[:Category:CPC_G06F3/0644|G06F3/0644]] ({Management of space entities, e.g. partitions, extents, pools}): 3 patents
* [[:Category:CPC_G06F3/0659|G06F3/0659]] ({Command handling arrangements, e.g. command buffers, queues, command scheduling}): 3 patents
* [[:Category:CPC_G06F3/0652|G06F3/0652]] ({Erasing, e.g. deleting, data cleaning, moving of data to a wastebasket}): 3 patents
* [[:Category:CPC_G06F3/0616|G06F3/0616]] ({in relation to life time, e.g. increasing Mean Time Between Failures [MTBF]}): 2 patents
* [[:Category:CPC_G06F12/0253|G06F12/0253]] ({Garbage collection, i.e. reclamation of unreferenced memory}): 3 patents
* [[:Category:CPC_G06F12/1009|G06F12/1009]] (Address translation): 2 patents
* [[:Category:CPC_G06F3/0634|G06F3/0634]] ({by changing the state or mode of one or more devices}): 2 patents
* [[:Category:CPC_G06F3/0652|G06F3/0652]] ({Erasing, e.g. deleting, data cleaning, moving of data to a wastebasket}): 2 patents
* [[:Category:CPC_G06F2212/214|G06F2212/214]] (ELECTRIC DIGITAL DATA PROCESSING  (computer systems based on specific computational models): 2 patents
* [[:Category:CPC_G06F3/0631|G06F3/0631]] ({by allocating resources to storage systems}): 2 patents
* [[:Category:CPC_G06F11/10|G06F11/10]] (Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's): 2 patents
* [[:Category:CPC_G06F12/0292|G06F12/0292]] ({using tables or multilevel address translation means  (): 2 patents
* [[:Category:CPC_G06F12/0292|G06F12/0292]] ({using tables or multilevel address translation means  (): 2 patents
* [[:Category:CPC_G11C29/52|G11C29/52]] (STATIC STORES  (semiconductor memory devices): 2 patents
* [[:Category:CPC_G06F3/061|G06F3/061]] (Digital input from, or digital output to, record carriers {, e.g. RAID, emulated record carriers or networked record carriers}): 1 patents
* [[:Category:CPC_G06F3/06|G06F3/06]] (Digital input from, or digital output to, record carriers {, e.g. RAID, emulated record carriers or networked record carriers}): 2 patents
* [[:Category:CPC_G06F3/0658|G06F3/0658]] ({Controller construction arrangements}): 1 patents
* [[:Category:CPC_G06F2212/7211|G06F2212/7211]] (ELECTRIC DIGITAL DATA PROCESSING  (computer systems based on specific computational models): 2 patents
* [[:Category:CPC_G06F2212/1016|G06F2212/1016]] (ELECTRIC DIGITAL DATA PROCESSING  (computer systems based on specific computational models): 1 patents
* [[:Category:CPC_G06F11/0772|G06F11/0772]] (Responding to the occurrence of a fault, e.g. fault tolerance): 2 patents
* [[:Category:CPC_G06F3/0616|G06F3/0616]] ({in relation to life time, e.g. increasing Mean Time Between Failures [MTBF]}): 2 patents
* [[:Category:CPC_G06F3/0641|G06F3/0641]] ({De-duplication techniques}): 1 patents
* [[:Category:CPC_G06F2212/1024|G06F2212/1024]] (ELECTRIC DIGITAL DATA PROCESSING  (computer systems based on specific computational models): 1 patents
* [[:Category:CPC_G06F2212/1024|G06F2212/1024]] (ELECTRIC DIGITAL DATA PROCESSING  (computer systems based on specific computational models): 1 patents
* [[:Category:CPC_G06F2212/1044|G06F2212/1044]] (ELECTRIC DIGITAL DATA PROCESSING  (computer systems based on specific computational models): 1 patents
* [[:Category:CPC_G06F2212/1036|G06F2212/1036]] (ELECTRIC DIGITAL DATA PROCESSING  (computer systems based on specific computational models): 1 patents
* [[:Category:CPC_G06F3/0683|G06F3/0683]] ({Plurality of storage devices}): 1 patents
* [[:Category:CPC_G06F2212/2022|G06F2212/2022]] (ELECTRIC DIGITAL DATA PROCESSING  (computer systems based on specific computational models): 1 patents
* [[:Category:CPC_G06F12/00|G06F12/00]] (Accessing, addressing or allocating within memory systems or architectures  (digital input from, or digital output to record carriers, e.g. to disk storage units,): 1 patents
* [[:Category:CPC_G06F2212/7205|G06F2212/7205]] (ELECTRIC DIGITAL DATA PROCESSING  (computer systems based on specific computational models): 1 patents
* [[:Category:CPC_G06F12/16|G06F12/16]] (Protection against loss of memory contents {(contains no material, see): 1 patents
* [[:Category:CPC_G06F2212/7207|G06F2212/7207]] (ELECTRIC DIGITAL DATA PROCESSING  (computer systems based on specific computational models): 1 patents
* [[:Category:CPC_G06F3/0611|G06F3/0611]] ({in relation to response time}): 1 patents
* [[:Category:CPC_G06F2212/7208|G06F2212/7208]] (ELECTRIC DIGITAL DATA PROCESSING  (computer systems based on specific computational models): 1 patents
* [[:Category:CPC_G06F3/0638|G06F3/0638]] ({Organizing or formatting or addressing of data}): 1 patents
* [[:Category:CPC_G06F12/0868|G06F12/0868]] (Data transfer between cache memory and other subsystems, e.g. storage devices or host systems): 1 patents
* [[:Category:CPC_G06F3/0665|G06F3/0665]] ({at area level, e.g. provisioning of virtual or logical volumes}): 1 patents
* [[:Category:CPC_G06F12/0871|G06F12/0871]] (Allocation or management of cache space): 1 patents
* [[:Category:CPC_G06F13/1673|G06F13/1673]] (ELECTRIC DIGITAL DATA PROCESSING  (computer systems based on specific computational models): 1 patents
* [[:Category:CPC_G06F13/4068|G06F13/4068]] (ELECTRIC DIGITAL DATA PROCESSING  (computer systems based on specific computational models): 1 patents
* [[:Category:CPC_G06F3/067|G06F3/067]] ({Distributed or networked storage systems, e.g. storage area networks [SAN], network attached storage [NAS]}): 1 patents
* [[:Category:CPC_G06F12/0253|G06F12/0253]] ({Garbage collection, i.e. reclamation of unreferenced memory}): 1 patents
* [[:Category:CPC_G06F1/3275|G06F1/3275]] (Means for saving power): 1 patents
* [[:Category:CPC_G06F3/0619|G06F3/0619]] ({in relation to data integrity, e.g. data losses, bit errors}): 1 patents
* [[:Category:CPC_G06F3/0653|G06F3/0653]] ({Monitoring storage devices or systems}): 1 patents
* [[:Category:CPC_G06F3/0653|G06F3/0653]] ({Monitoring storage devices or systems}): 1 patents
* [[:Category:CPC_G06F2212/7203|G06F2212/7203]] (ELECTRIC DIGITAL DATA PROCESSING  (computer systems based on specific computational models): 1 patents
* [[:Category:CPC_G06F3/0655|G06F3/0655]] ({Replication mechanisms}): 1 patents
* [[:Category:CPC_G06F3/0614|G06F3/0614]] ({Improving the reliability of storage systems}): 1 patents
* [[:Category:CPC_G06F11/1068|G06F11/1068]] ({in sector programmable memories, e.g. flash disk  (): 1 patents
* [[:Category:CPC_G06F12/0891|G06F12/0891]] (using clearing, invalidating or resetting means): 1 patents
* [[:Category:CPC_G11C29/52|G11C29/52]] (STATIC STORES  (semiconductor memory devices): 1 patents
* [[:Category:CPC_H03M13/2906|H03M13/2906]] (CODING; DECODING; CODE CONVERSION IN GENERAL  (using fluidic means): 1 patents
* [[:Category:CPC_H03M13/2906|H03M13/2906]] (CODING; DECODING; CODE CONVERSION IN GENERAL  (using fluidic means): 1 patents
* [[:Category:CPC_G06F11/1004|G06F11/1004]] ({to protect a block of data words, e.g. CRC or checksum  (): 1 patents
* [[:Category:CPC_G06F2212/214|G06F2212/214]] (ELECTRIC DIGITAL DATA PROCESSING  (computer systems based on specific computational models): 1 patents
* [[:Category:CPC_G06F11/1008|G06F11/1008]] ({in individual solid state devices  (): 1 patents
* [[:Category:CPC_G11C16/0483|G11C16/0483]] ({comprising cells having several storage transistors connected in series}): 1 patents
* [[:Category:CPC_G06F11/1068|G06F11/1068]] ({in sector programmable memories, e.g. flash disk  (): 1 patents
* [[:Category:CPC_G11C16/24|G11C16/24]] (Bit-line control circuits): 1 patents
* [[:Category:CPC_G06F13/1673|G06F13/1673]] (ELECTRIC DIGITAL DATA PROCESSING  (computer systems based on specific computational models): 1 patents
* [[:Category:CPC_G06F13/4068|G06F13/4068]] (ELECTRIC DIGITAL DATA PROCESSING  (computer systems based on specific computational models): 1 patents
* [[:Category:CPC_H03M13/29|H03M13/29]] (CODING; DECODING; CODE CONVERSION IN GENERAL  (using fluidic means): 1 patents
* [[:Category:CPC_H03M13/35|H03M13/35]] (CODING; DECODING; CODE CONVERSION IN GENERAL  (using fluidic means): 1 patents
* [[:Category:CPC_H03M13/6561|H03M13/6561]] (CODING; DECODING; CODE CONVERSION IN GENERAL  (using fluidic means): 1 patents
* [[:Category:CPC_H03M13/03|H03M13/03]] (CODING; DECODING; CODE CONVERSION IN GENERAL  (using fluidic means): 1 patents
* [[:Category:CPC_Y02D10/00|Y02D10/00]] (No explanation available): 1 patents
* [[:Category:CPC_Y02D10/00|Y02D10/00]] (No explanation available): 1 patents
* [[:Category:CPC_G06F3/0643|G06F3/0643]] ({Management of files}): 1 patents
* [[:Category:CPC_G11C8/08|G11C8/08]] (Word line control circuits, e.g. drivers, boosters, pull-up circuits, pull-down circuits, precharging circuits, for word lines): 1 patents
* [[:Category:CPC_G06F16/00|G06F16/00]] (Information retrieval; Database structures therefor; File system structures therefor): 1 patents
* [[:Category:CPC_G06F12/0207|G06F12/0207]] ({with multidimensional access, e.g. row/column, matrix}): 1 patents
* [[:Category:CPC_G06F16/1847|G06F16/1847]] ({specifically adapted to static storage, e.g. adapted to flash memory or SSD}): 1 patents
* [[:Category:CPC_G06F2212/651|G06F2212/651]] (ELECTRIC DIGITAL DATA PROCESSING  (computer systems based on specific computational models): 1 patents
* [[:Category:CPC_G06F3/0613|G06F3/0613]] ({in relation to throughput}): 1 patents
* [[:Category:CPC_G06F2212/7209|G06F2212/7209]] (ELECTRIC DIGITAL DATA PROCESSING  (computer systems based on specific computational models): 1 patents
* [[:Category:CPC_G06F12/1009|G06F12/1009]] (Address translation): 1 patents
* [[:Category:CPC_G06F12/0804|G06F12/0804]] (with main memory updating (): 1 patents
* [[:Category:CPC_G06F12/1027|G06F12/1027]] (using associative or pseudo-associative address translation means, e.g. translation look-aside buffer [TLB]): 1 patents
* [[:Category:CPC_G06F11/076|G06F11/076]] (Responding to the occurrence of a fault, e.g. fault tolerance): 1 patents
* [[:Category:CPC_G06F11/1489|G06F11/1489]] ({through recovery blocks}): 1 patents
* [[:Category:CPC_G06F3/0619|G06F3/0619]] ({in relation to data integrity, e.g. data losses, bit errors}): 1 patents
* [[:Category:CPC_G06F3/0647|G06F3/0647]] ({Migration mechanisms}): 1 patents
* [[:Category:CPC_G06F3/0685|G06F3/0685]] ({Hybrid storage combining heterogeneous device types, e.g. hierarchical storage, hybrid arrays}): 1 patents
* [[:Category:CPC_G06F2212/1036|G06F2212/1036]] (ELECTRIC DIGITAL DATA PROCESSING  (computer systems based on specific computational models): 1 patents
* [[:Category:CPC_G06F12/06|G06F12/06]] (Addressing a physical block of locations, e.g. base addressing, module addressing, memory dedication  (): 1 patents
* [[:Category:CPC_G06F12/10|G06F12/10]] (Address translation): 1 patents
* [[:Category:CPC_G06F2212/152|G06F2212/152]] (ELECTRIC DIGITAL DATA PROCESSING  (computer systems based on specific computational models): 1 patents
* [[:Category:CPC_G06F2212/2022|G06F2212/2022]] (ELECTRIC DIGITAL DATA PROCESSING  (computer systems based on specific computational models): 1 patents
* [[:Category:CPC_G06F2212/7208|G06F2212/7208]] (ELECTRIC DIGITAL DATA PROCESSING (computer systems based on specific computational models): 1 patents
* [[:Category:CPC_G06F11/073|G06F11/073]] (Responding to the occurrence of a fault, e.g. fault tolerance): 1 patents
* [[:Category:CPC_G06F11/0751|G06F11/0751]] (Responding to the occurrence of a fault, e.g. fault tolerance): 1 patents
* [[:Category:CPC_G11C16/10|G11C16/10]] (Programming or data input circuits): 1 patents
* [[:Category:CPC_G11C16/16|G11C16/16]] (STATIC STORES  (semiconductor memory devices): 1 patents
* [[:Category:CPC_G11C16/26|G11C16/26]] (Sensing or reading circuits; Data output circuits): 1 patents
* [[:Category:CPC_G11C16/3495|G11C16/3495]] ({Arrangements for evaluating degradation, retention or wearout, e.g. by counting erase cycles}): 1 patents


=== Companies ===
=== Companies ===
Line 89: Line 60:


==== List of Companies ====
==== List of Companies ====
* KIOXIA CORPORATION: 12 patents
* Kioxia Corporation: 6 patents
* Kioxia Corporation: 11 patents
* KIOXIA CORPORATION: 5 patents


=== Collaborators ===
=== Collaborators ===
* [[:Category:Yuki SASAKI|Yuki SASAKI]][[Category:Yuki SASAKI]] (4 collaborations)
* [[:Category:Hideki YOSHIDA|Hideki YOSHIDA]][[Category:Hideki YOSHIDA]] (5 collaborations)
* [[:Category:Kazuhiro FUKUTOMI|Kazuhiro FUKUTOMI]][[Category:Kazuhiro FUKUTOMI]] (2 collaborations)
* [[:Category:Naoki ESAKA|Naoki ESAKA]][[Category:Naoki ESAKA]] (3 collaborations)
* [[:Category:Hideki YOSHIDA|Hideki YOSHIDA]][[Category:Hideki YOSHIDA]] (2 collaborations)
* [[:Category:Yuki SASAKI|Yuki SASAKI]][[Category:Yuki SASAKI]] (3 collaborations)
* [[:Category:Naoki ESAKA|Naoki ESAKA]][[Category:Naoki ESAKA]] (2 collaborations)
* [[:Category:Hiroshi NISHIMURA|Hiroshi NISHIMURA]][[Category:Hiroshi NISHIMURA]] (1 collaborations)
* [[:Category:Hiroshi YAO|Hiroshi YAO]][[Category:Hiroshi YAO]] (1 collaborations)
* [[:Category:Hiroshi MURAYAMA|Hiroshi MURAYAMA]][[Category:Hiroshi MURAYAMA]] (1 collaborations)
* [[:Category:Hideki Yoshida|Hideki Yoshida]][[Category:Hideki Yoshida]] (1 collaborations)
* [[:Category:Takahiro KURITA|Takahiro KURITA]][[Category:Takahiro KURITA]] (1 collaborations)
* [[:Category:Kenichiro YOSHII|Kenichiro YOSHII]][[Category:Kenichiro YOSHII]] (1 collaborations)
* [[:Category:Shigehiro ASANO|Shigehiro ASANO]][[Category:Shigehiro ASANO]] (1 collaborations)
* [[:Category:Hironori UCHIKAWA|Hironori UCHIKAWA]][[Category:Hironori UCHIKAWA]] (1 collaborations)
* [[:Category:Daisuke HASHIMOTO of Cupertino CA (US)|Daisuke HASHIMOTO of Cupertino CA (US)]][[Category:Daisuke HASHIMOTO of Cupertino CA (US)]] (1 collaborations)
* [[:Category:Kensaku YAMAGUCHI|Kensaku YAMAGUCHI]][[Category:Kensaku YAMAGUCHI]] (1 collaborations)
* [[:Category:Kensaku YAMAGUCHI|Kensaku YAMAGUCHI]][[Category:Kensaku YAMAGUCHI]] (1 collaborations)
* [[:Category:Takehiko KURASHIGE|Takehiko KURASHIGE]][[Category:Takehiko KURASHIGE]] (1 collaborations)
* [[:Category:Hiroshi NISHIMURA|Hiroshi NISHIMURA]][[Category:Hiroshi NISHIMURA]] (1 collaborations)
* [[:Category:Aurelien Nam Phong TRAN|Aurelien Nam Phong TRAN]][[Category:Aurelien Nam Phong TRAN]] (1 collaborations)
* [[:Category:Kazuya KITSUNAI|Kazuya KITSUNAI]][[Category:Kazuya KITSUNAI]] (1 collaborations)
* [[:Category:Hirokuni YANO|Hirokuni YANO]][[Category:Hirokuni YANO]] (1 collaborations)
* [[:Category:Toshikatsu HIDA|Toshikatsu HIDA]][[Category:Toshikatsu HIDA]] (1 collaborations)
* [[:Category:Junji YANO|Junji YANO]][[Category:Junji YANO]] (1 collaborations)


[[Category:Shinichi KANNO]]
[[Category:Shinichi KANNO]]
[[Category:Inventors]]
[[Category:Inventors]]
[[Category:Inventors filing patents with Kioxia Corporation]]
[[Category:Inventors filing patents with KIOXIA CORPORATION]]
[[Category:Inventors filing patents with KIOXIA CORPORATION]]
[[Category:Inventors filing patents with Kioxia Corporation]]

Latest revision as of 01:13, 30 March 2025

Shinichi KANNO

Executive Summary

Shinichi KANNO is an inventor who has filed 11 patents. Their primary areas of innovation include {in block erasable memory, e.g. flash memory} (7 patents), {Non-volatile semiconductor memory device, e.g. flash memory, one time programmable memory [OTP]} (6 patents), Digital input from, or digital output to, record carriers {, e.g. RAID, emulated record carriers or networked record carriers} (5 patents), and they have worked with companies such as Kioxia Corporation (6 patents), KIOXIA CORPORATION (5 patents). Their most frequent collaborators include (5 collaborations), (3 collaborations), (3 collaborations).

Patent Filing Activity

File:Shinichi KANNO Monthly Patent Applications.png

Technology Areas

File:Shinichi KANNO Top Technology Areas.png

List of Technology Areas

  • G06F12/0246 ({in block erasable memory, e.g. flash memory}): 7 patents
  • G06F3/0679 ({Non-volatile semiconductor memory device, e.g. flash memory, one time programmable memory [OTP]}): 6 patents
  • G06F3/0604 (Digital input from, or digital output to, record carriers {, e.g. RAID, emulated record carriers or networked record carriers}): 5 patents
  • G06F3/064 ({Management of blocks}): 4 patents
  • G06F3/0688 ({Non-volatile semiconductor memory arrays}): 3 patents
  • G06F2212/7201 (ELECTRIC DIGITAL DATA PROCESSING (computer systems based on specific computational models): 3 patents
  • G06F3/0656 ({Data buffering arrangements}): 3 patents
  • G06F3/0659 ({Command handling arrangements, e.g. command buffers, queues, command scheduling}): 3 patents
  • G06F3/0616 ({in relation to life time, e.g. increasing Mean Time Between Failures [MTBF]}): 2 patents
  • G06F12/1009 (Address translation): 2 patents
  • G06F3/0652 ({Erasing, e.g. deleting, data cleaning, moving of data to a wastebasket}): 2 patents
  • G06F3/0631 ({by allocating resources to storage systems}): 2 patents
  • G06F12/0292 ({using tables or multilevel address translation means (): 2 patents
  • G06F3/061 (Digital input from, or digital output to, record carriers {, e.g. RAID, emulated record carriers or networked record carriers}): 1 patents
  • G06F3/0658 ({Controller construction arrangements}): 1 patents
  • G06F2212/1016 (ELECTRIC DIGITAL DATA PROCESSING (computer systems based on specific computational models): 1 patents
  • G06F2212/1024 (ELECTRIC DIGITAL DATA PROCESSING (computer systems based on specific computational models): 1 patents
  • G06F2212/1036 (ELECTRIC DIGITAL DATA PROCESSING (computer systems based on specific computational models): 1 patents
  • G06F2212/2022 (ELECTRIC DIGITAL DATA PROCESSING (computer systems based on specific computational models): 1 patents
  • G06F2212/7205 (ELECTRIC DIGITAL DATA PROCESSING (computer systems based on specific computational models): 1 patents
  • G06F2212/7207 (ELECTRIC DIGITAL DATA PROCESSING (computer systems based on specific computational models): 1 patents
  • G06F2212/7208 (ELECTRIC DIGITAL DATA PROCESSING (computer systems based on specific computational models): 1 patents
  • G06F12/0868 (Data transfer between cache memory and other subsystems, e.g. storage devices or host systems): 1 patents
  • G06F12/0871 (Allocation or management of cache space): 1 patents
  • G06F13/1673 (ELECTRIC DIGITAL DATA PROCESSING (computer systems based on specific computational models): 1 patents
  • G06F13/4068 (ELECTRIC DIGITAL DATA PROCESSING (computer systems based on specific computational models): 1 patents
  • G06F3/067 ({Distributed or networked storage systems, e.g. storage area networks [SAN], network attached storage [NAS]}): 1 patents
  • G06F12/0253 ({Garbage collection, i.e. reclamation of unreferenced memory}): 1 patents
  • G06F1/3275 (Means for saving power): 1 patents
  • G06F3/0619 ({in relation to data integrity, e.g. data losses, bit errors}): 1 patents
  • G06F3/0653 ({Monitoring storage devices or systems}): 1 patents
  • G06F3/0655 ({Replication mechanisms}): 1 patents
  • G06F11/1068 ({in sector programmable memories, e.g. flash disk (): 1 patents
  • G11C29/52 (STATIC STORES (semiconductor memory devices): 1 patents
  • H03M13/2906 (CODING; DECODING; CODE CONVERSION IN GENERAL (using fluidic means): 1 patents
  • G06F2212/214 (ELECTRIC DIGITAL DATA PROCESSING (computer systems based on specific computational models): 1 patents
  • G11C16/0483 ({comprising cells having several storage transistors connected in series}): 1 patents
  • G11C16/24 (Bit-line control circuits): 1 patents
  • Y02D10/00 (No explanation available): 1 patents
  • G11C8/08 (Word line control circuits, e.g. drivers, boosters, pull-up circuits, pull-down circuits, precharging circuits, for word lines): 1 patents
  • G06F12/0207 ({with multidimensional access, e.g. row/column, matrix}): 1 patents
  • G06F2212/651 (ELECTRIC DIGITAL DATA PROCESSING (computer systems based on specific computational models): 1 patents
  • G06F2212/7209 (ELECTRIC DIGITAL DATA PROCESSING (computer systems based on specific computational models): 1 patents
  • G06F12/0804 (with main memory updating (): 1 patents

Companies

File:Shinichi KANNO Top Companies.png

List of Companies

  • Kioxia Corporation: 6 patents
  • KIOXIA CORPORATION: 5 patents

Collaborators

Subcategories

This category has the following 4 subcategories, out of 4 total.

H

N

S

Y

Cookies help us deliver our services. By using our services, you agree to our use of cookies.