Deprecated: Use of MediaWiki\Output\OutputPage::setIndexPolicy with index after noindex was deprecated in MediaWiki 1.43. [Called from MediaWiki\Output\OutputPage::setRobotPolicy in /home/forge/wikitrademarks.org/includes/Output/OutputPage.php at line 1008] in /home/forge/wikitrademarks.org/includes/debug/MWDebug.php on line 385
Category:Shinji SUGATANI: Difference between revisions - WikiTrademarks Jump to content

Category:Shinji SUGATANI: Difference between revisions

From WikiTrademarks
Updating Category:Shinji_SUGATANI
 
Updating Category:Shinji_SUGATANI
 
Line 2: Line 2:


=== Executive Summary ===
=== Executive Summary ===
Shinji SUGATANI is an inventor who has filed 5 patents. Their primary areas of innovation include No explanation available (2 patents), No explanation available (2 patents), No explanation available (2 patents), and they have worked with companies such as ADVANTEST CORPORATION (5 patents). Their most frequent collaborators include [[Category:Takayuki OHBA|Takayuki OHBA]] (5 collaborations), [[Category:Koji SAKUI|Koji SAKUI]] (4 collaborations), [[Category:Norio CHUJO|Norio CHUJO]] (4 collaborations).
Shinji SUGATANI is an inventor who has filed 5 patents. Their primary areas of innovation include {Geometry or} layout of the interconnection structure {( (2 patents), to produce devices, e.g. integrated circuits, each consisting of a plurality of components (2 patents), SEMICONDUCTOR DEVICES NOT COVERED BY CLASS (2 patents), and they have worked with companies such as ADVANTEST CORPORATION (5 patents). Their most frequent collaborators include [[Category:Takayuki OHBA|Takayuki OHBA]] (5 collaborations), [[Category:Koji SAKUI|Koji SAKUI]] (4 collaborations), [[Category:Norio CHUJO|Norio CHUJO]] (4 collaborations).


=== Patent Filing Activity ===
=== Patent Filing Activity ===
Line 11: Line 11:


==== List of Technology Areas ====
==== List of Technology Areas ====
* [[:Category:CPC_H01L23/528|H01L23/528]] (No explanation available): 2 patents
* [[:Category:CPC_H01L23/528|H01L23/528]] ({Geometry or} layout of the interconnection structure {(): 2 patents
* [[:Category:CPC_H01L21/823871|H01L21/823871]] (No explanation available): 2 patents
* [[:Category:CPC_H01L21/823871|H01L21/823871]] (to produce devices, e.g. integrated circuits, each consisting of a plurality of components): 2 patents
* [[:Category:CPC_H01L27/092|H01L27/092]] (No explanation available): 2 patents
* [[:Category:CPC_H01L27/092|H01L27/092]] (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 2 patents
* [[:Category:CPC_H01L29/0673|H01L29/0673]] (No explanation available): 2 patents
* [[:Category:CPC_H01L29/0673|H01L29/0673]] (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 2 patents
* [[:Category:CPC_H01L29/42392|H01L29/42392]] (No explanation available): 2 patents
* [[:Category:CPC_H01L29/42392|H01L29/42392]] (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 2 patents
* [[:Category:CPC_H01L29/775|H01L29/775]] (No explanation available): 2 patents
* [[:Category:CPC_H01L29/775|H01L29/775]] (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 2 patents
* [[:Category:CPC_H01L24/08|H01L24/08]] (No explanation available): 2 patents
* [[:Category:CPC_H01L24/08|H01L24/08]] (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 2 patents
* [[:Category:CPC_H01L21/76898|H01L21/76898]] (No explanation available): 2 patents
* [[:Category:CPC_H01L21/76898|H01L21/76898]] ({formed through a semiconductor substrate}): 2 patents
* [[:Category:CPC_H01L23/481|H01L23/481]] (No explanation available): 2 patents
* [[:Category:CPC_H01L23/481|H01L23/481]] (Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements {; Selection of materials therefor}): 2 patents
* [[:Category:CPC_H01L23/5226|H01L23/5226]] (No explanation available): 2 patents
* [[:Category:CPC_H01L23/5226|H01L23/5226]] (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 2 patents
* [[:Category:CPC_H01L24/80|H01L24/80]] (No explanation available): 2 patents
* [[:Category:CPC_H01L24/80|H01L24/80]] ({Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected}): 2 patents
* [[:Category:CPC_H01L2224/08145|H01L2224/08145]] (No explanation available): 2 patents
* [[:Category:CPC_H01L2224/08145|H01L2224/08145]] (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 2 patents
* [[:Category:CPC_H01L2224/80895|H01L2224/80895]] (No explanation available): 2 patents
* [[:Category:CPC_H01L2224/80895|H01L2224/80895]] (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 2 patents
* [[:Category:CPC_H01L2224/80896|H01L2224/80896]] (No explanation available): 2 patents
* [[:Category:CPC_H01L2224/80896|H01L2224/80896]] (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 2 patents
* [[:Category:CPC_H01L23/367|H01L23/367]] (No explanation available): 1 patents
* [[:Category:CPC_H01L23/367|H01L23/367]] (Cooling facilitated by shape of device {(): 1 patents
* [[:Category:CPC_H01L21/56|H01L21/56]] (No explanation available): 1 patents
* [[:Category:CPC_H01L21/56|H01L21/56]] (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 1 patents
* [[:Category:CPC_H01L23/291|H01L23/291]] (No explanation available): 1 patents
* [[:Category:CPC_H01L23/291|H01L23/291]] (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 1 patents
* [[:Category:CPC_H01L23/3128|H01L23/3128]] (No explanation available): 1 patents
* [[:Category:CPC_H01L23/3128|H01L23/3128]] (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 1 patents
* [[:Category:CPC_H01L23/3135|H01L23/3135]] (No explanation available): 1 patents
* [[:Category:CPC_H01L23/3135|H01L23/3135]] (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 1 patents
* [[:Category:CPC_H01L23/427|H01L23/427]] (No explanation available): 1 patents
* [[:Category:CPC_H01L23/427|H01L23/427]] (Cooling by change of state, e.g. use of heat pipes {(by liquefied gas): 1 patents
* [[:Category:CPC_H01L23/544|H01L23/544]] (No explanation available): 1 patents
* [[:Category:CPC_H01L23/544|H01L23/544]] (Marks applied to semiconductor devices {or parts}, e.g. registration marks, {alignment structures, wafer maps  (test patterns for characterising or monitoring manufacturing processes): 1 patents
* [[:Category:CPC_H01L25/0655|H01L25/0655]] (No explanation available): 1 patents
* [[:Category:CPC_H01L25/0655|H01L25/0655]] (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 1 patents
* [[:Category:CPC_H01L25/50|H01L25/50]] (No explanation available): 1 patents
* [[:Category:CPC_H01L25/50|H01L25/50]] ({Multistep manufacturing processes of assemblies consisting of devices, each device being of a type provided for in group): 1 patents
* [[:Category:CPC_H01L24/13|H01L24/13]] (No explanation available): 1 patents
* [[:Category:CPC_H01L24/13|H01L24/13]] (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 1 patents


=== Companies ===
=== Companies ===

Latest revision as of 15:54, 21 July 2024

Shinji SUGATANI

Executive Summary

Shinji SUGATANI is an inventor who has filed 5 patents. Their primary areas of innovation include {Geometry or} layout of the interconnection structure {( (2 patents), to produce devices, e.g. integrated circuits, each consisting of a plurality of components (2 patents), SEMICONDUCTOR DEVICES NOT COVERED BY CLASS (2 patents), and they have worked with companies such as ADVANTEST CORPORATION (5 patents). Their most frequent collaborators include (5 collaborations), (4 collaborations), (4 collaborations).

Patent Filing Activity

File:Shinji SUGATANI Monthly Patent Applications.png

Technology Areas

File:Shinji SUGATANI Top Technology Areas.png

List of Technology Areas

  • H01L23/528 ({Geometry or} layout of the interconnection structure {(): 2 patents
  • H01L21/823871 (to produce devices, e.g. integrated circuits, each consisting of a plurality of components): 2 patents
  • H01L27/092 (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 2 patents
  • H01L29/0673 (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 2 patents
  • H01L29/42392 (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 2 patents
  • H01L29/775 (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 2 patents
  • H01L24/08 (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 2 patents
  • H01L21/76898 ({formed through a semiconductor substrate}): 2 patents
  • H01L23/481 (Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements {; Selection of materials therefor}): 2 patents
  • H01L23/5226 (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 2 patents
  • H01L24/80 ({Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected}): 2 patents
  • H01L2224/08145 (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 2 patents
  • H01L2224/80895 (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 2 patents
  • H01L2224/80896 (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 2 patents
  • H01L23/367 (Cooling facilitated by shape of device {(): 1 patents
  • H01L21/56 (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 1 patents
  • H01L23/291 (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 1 patents
  • H01L23/3128 (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 1 patents
  • H01L23/3135 (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 1 patents
  • H01L23/427 (Cooling by change of state, e.g. use of heat pipes {(by liquefied gas): 1 patents
  • H01L23/544 (Marks applied to semiconductor devices {or parts}, e.g. registration marks, {alignment structures, wafer maps (test patterns for characterising or monitoring manufacturing processes): 1 patents
  • H01L25/0655 (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 1 patents
  • H01L25/50 ({Multistep manufacturing processes of assemblies consisting of devices, each device being of a type provided for in group): 1 patents
  • H01L24/13 (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 1 patents

Companies

File:Shinji SUGATANI Top Companies.png

List of Companies

  • ADVANTEST CORPORATION: 5 patents

Collaborators

Subcategories

This category has the following 4 subcategories, out of 4 total.

N

S

T

Cookies help us deliver our services. By using our services, you agree to our use of cookies.