Deprecated: Use of MediaWiki\Output\OutputPage::setIndexPolicy with index after noindex was deprecated in MediaWiki 1.43. [Called from MediaWiki\Output\OutputPage::setRobotPolicy in /home/forge/wikitrademarks.org/includes/Output/OutputPage.php at line 1008] in /home/forge/wikitrademarks.org/includes/debug/MWDebug.php on line 385
Category:Hyeon Cheon SEOL - WikiTrademarks Jump to content

Category:Hyeon Cheon SEOL

From WikiTrademarks
Revision as of 08:53, 31 March 2025 by Unknown user (talk) (Updating Category:Hyeon_Cheon_SEOL)
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)

Hyeon Cheon SEOL

Executive Summary

Hyeon Cheon SEOL is an inventor who has filed 3 patents. Their primary areas of innovation include Address timing or clocking circuits; Address control signal generation or management, e.g. for row address strobe [RAS] or column address strobe [CAS] signals (1 patents), Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches (1 patents), ELECTRIC DIGITAL DATA PROCESSING (computer systems based on specific computational models (1 patents), and they have worked with companies such as SK hynix Inc. (3 patents). Their most frequent collaborators include (3 collaborations), (2 collaborations), (2 collaborations).

Patent Filing Activity

File:Hyeon Cheon SEOL Monthly Patent Applications.png

Technology Areas

File:Hyeon Cheon SEOL Top Technology Areas.png

List of Technology Areas

  • G11C8/18 (Address timing or clocking circuits; Address control signal generation or management, e.g. for row address strobe [RAS] or column address strobe [CAS] signals): 1 patents
  • G06F12/0802 (Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches): 1 patents
  • G06F2212/1044 (ELECTRIC DIGITAL DATA PROCESSING (computer systems based on specific computational models): 1 patents
  • G06F2212/401 (ELECTRIC DIGITAL DATA PROCESSING (computer systems based on specific computational models): 1 patents
  • G11C7/1069 ({I/O lines read out arrangements}): 1 patents
  • G11C7/1066 (Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers): 1 patents
  • G11C7/222 (Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management): 1 patents

Companies

File:Hyeon Cheon SEOL Top Companies.png

List of Companies

  • SK hynix Inc.: 3 patents

Collaborators

Subcategories

This category has the following 2 subcategories, out of 2 total.

H

S

Cookies help us deliver our services. By using our services, you agree to our use of cookies.