Category:Sivagnanam Parthasarathy of Carlsbad CA (US)

Sivagnanam Parthasarathy of Carlsbad CA (US)

Executive Summary

Sivagnanam Parthasarathy of Carlsbad CA (US) is an inventor who has filed 23 patents. Their primary areas of innovation include {Non-volatile semiconductor memory device, e.g. flash memory, one time programmable memory [OTP]} (6 patents), {in sector programmable memories, e.g. flash disk ( (6 patents), {in relation to data integrity, e.g. data losses, bit errors} (6 patents), and they have worked with companies such as Micron Technology, Inc. (18 patents), MICRON TECHNOLOGY, INC. (5 patents). Their most frequent collaborators include (18 collaborations), (6 collaborations), (5 collaborations).

Patent Filing Activity

File:Sivagnanam Parthasarathy of Carlsbad CA (US) Monthly Patent Applications.png

Technology Areas

File:Sivagnanam Parthasarathy of Carlsbad CA (US) Top Technology Areas.png

List of Technology Areas

• G06F3/0679 ({Non-volatile semiconductor memory device, e.g. flash memory, one time programmable memory [OTP]}): 6 patents
• G06F11/1068 ({in sector programmable memories, e.g. flash disk (): 6 patents
• G06F3/0619 ({in relation to data integrity, e.g. data losses, bit errors}): 6 patents
• G11C16/26 (Sensing or reading circuits; Data output circuits): 4 patents
• H03M13/1108 (CODING; DECODING; CODE CONVERSION IN GENERAL (using fluidic means): 4 patents
• G06F3/0655 ({Replication mechanisms}): 3 patents
• G06F11/076 (Responding to the occurrence of a fault, e.g. fault tolerance): 3 patents
• G06F3/0673 ({Single storage device}): 3 patents
• G06F3/0659 ({Command handling arrangements, e.g. command buffers, queues, command scheduling}): 3 patents
• G11C16/08 (Address circuits; Decoders; Word-line control circuits): 3 patents
• G06F3/0604 (Digital input from, or digital output to, record carriers {, e.g. RAID, emulated record carriers or networked record carriers}): 2 patents
• G06F11/1435 ({using file system or storage system metadata}): 2 patents
• G11C29/52 (STATIC STORES (semiconductor memory devices): 2 patents
• G06F3/0629 ({Configuration or reconfiguration of storage systems}): 2 patents
• G06F3/064 ({Management of blocks}): 2 patents
• G11C16/0483 ({comprising cells having several storage transistors connected in series}): 2 patents
• G06F11/0772 (Responding to the occurrence of a fault, e.g. fault tolerance): 2 patents
• G11C16/3459 ({Circuits or methods to verify correct programming of nonvolatile memory cells}): 2 patents
• H03M13/1128 (CODING; DECODING; CODE CONVERSION IN GENERAL (using fluidic means): 2 patents
• G06F3/0653 ({Monitoring storage devices or systems}): 1 patents
• G06F3/0647 ({Migration mechanisms}): 1 patents
• G06F11/1402 ({Saving, restoring, recovering or retrying}): 1 patents
• G11C11/5642 ({Sensing or reading circuits; Data output circuits}): 1 patents
• G06F18/214 (Generating training patterns; Bootstrap methods, e.g. bagging or boosting): 1 patents
• G06N20/00 (Machine learning): 1 patents
• G11C7/02 (with means for avoiding parasitic signals): 1 patents
• G11C29/12005 (STATIC STORES (semiconductor memory devices): 1 patents
• G11C29/14 (STATIC STORES (semiconductor memory devices): 1 patents
• G11C29/38 (STATIC STORES (semiconductor memory devices): 1 patents
• G06F3/0623 ({in relation to content}): 1 patents
• G06F9/30029 ({Logical and Boolean instructions, e.g. XOR, NOT}): 1 patents
• G06F3/0625 ({Power saving in storage systems}): 1 patents
• G11C7/04 (with means for avoiding disturbances due to temperature effects): 1 patents
• G06F11/0793 ({Remedial or corrective actions (recovery from an exception in an instruction pipeline): 1 patents
• G11C16/10 (Programming or data input circuits): 1 patents
• G11C16/102 (Programming or data input circuits): 1 patents
• H03M13/611 (CODING; DECODING; CODE CONVERSION IN GENERAL (using fluidic means): 1 patents
• H03M13/098 (Error detection only, e.g. using cyclic redundancy check [CRC] codes or single parity bit): 1 patents
• H03M13/015 (CODING; DECODING; CODE CONVERSION IN GENERAL (using fluidic means): 1 patents
• G11C16/32 (Timing circuits): 1 patents
• G06F9/3001 ({Arithmetic instructions}): 1 patents
• G06F7/5443 (for evaluating functions by calculation {(): 1 patents
• G06F9/30032 ({Movement instructions, e.g. MOVE, SHIFT, ROTATE, SHUFFLE}): 1 patents
• G06F9/30043 ({LOAD or STORE instructions; Clear instruction}): 1 patents
• H03M13/2906 (CODING; DECODING; CODE CONVERSION IN GENERAL (using fluidic means): 1 patents
• H03M13/3746 (CODING; DECODING; CODE CONVERSION IN GENERAL (using fluidic means): 1 patents
• G06F11/1004 ({to protect a block of data words, e.g. CRC or checksum (): 1 patents

Companies

File:Sivagnanam Parthasarathy of Carlsbad CA (US) Top Companies.png

List of Companies

• Micron Technology, Inc.: 18 patents
• MICRON TECHNOLOGY, INC.: 5 patents

Collaborators

• Mustafa N. Kaynak of San Diego CA (US) (18 collaborations)
• Patrick R. Khayat of San Diego CA (US) (6 collaborations)
• Kishore Kumar Muchherla of San Jose CA (US) (5 collaborations)
• James Fitzpatrick of Laguna Niguel CA (US) (5 collaborations)
• Kishore Kumar Muchherla of Fremont CA (US) (4 collaborations)
• Mark A. Helm of Santa Cruz CA (US) (3 collaborations)
• Akira Goda (3 collaborations)
• Peter Feeley of Boise ID (US) (2 collaborations)
• Shane Nowell of Boise ID (US) (2 collaborations)
• Ugo Russo of Boise ID (US) (2 collaborations)
• Vamsi Pavan Rayaprolu of Santa Clara CA (US) (2 collaborations)
• Patrick Robert Khayat of San Diego CA (US) (2 collaborations)
• Steven Michael Kientz of Westminster CO (US) (2 collaborations)
• Vamsi Pavan Rayaprolu of San Jose CA (US) (2 collaborations)
• Eyal En Gad of Highland CA (US) (2 collaborations)
• Zhengang Chen of San Jose CA (US) (2 collaborations)
• Devin M. Batutis of San Jose CA (US) (1 collaborations)
• Xiangang Luo of Fremont CA (US) (1 collaborations)
• Sampath Ratnam of Boise ID (US) (1 collaborations)
• Niccolo’ Righetti of Boise ID (US) (1 collaborations)
• Sampath K. Ratnam of San Jose CA (US) (1 collaborations)
• Qisong Lin of El Dorado Hills CA (US) (1 collaborations)
• AbdelHakim S. Alhussien of San Jose CA (US) (1 collaborations)
• Jeffrey S. McNeil of Nampa ID (US) (1 collaborations)
• Sundararajan Sankaranarayanan of Fremont CA (US) (1 collaborations)
• Jeremy Binfet of Boise ID (US) (1 collaborations)
• Huai-Yuan Tseng of San Ramon CA (US) (1 collaborations)
• Jonathan Scott Parry of Boise ID (US) (1 collaborations)
• Patrick Khayat of San Diego CA (US) (1 collaborations)
• Sampath Ratnam of San Jose CA (US) (1 collaborations)
• Jiangang Wu of Milpitas CA (US) (1 collaborations)
• Jonathan S. Parry of Boise ID (US) (1 collaborations)
• Niccolo' Righetti of Boise ID (US) (1 collaborations)
• Dung Viet Nguyen of San Jose CA (US) (1 collaborations)
• Dheeraj Srinivasan of San Jose CA (US) (1 collaborations)
• Dmitri Yudanov of Cordova CA (US) (1 collaborations)
• Sean S. Eilert of Penryn CA (US) (1 collaborations)
• Shivasankar Gunasekaran of Folsom CA (US) (1 collaborations)
• Ameen D. Akel of Rancho Cordova CA (US) (1 collaborations)