Category:Venkatesh P. Gopinath of Fremont CA (US)

Venkatesh P. Gopinath of Fremont CA (US)

Executive Summary

Venkatesh P. Gopinath of Fremont CA (US) is an inventor who has filed 10 patents. Their primary areas of innovation include {Writing or programming circuits or methods} (3 patents), {using pipelining techniques, i.e. using latches between functional memory parts, e.g. row/column decoders, I/O buffers, sense amplifiers} (2 patents), Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers (2 patents), and they have worked with companies such as GlobalFoundries U.S. Inc. (10 patents). Their most frequent collaborators include (6 collaborations), (2 collaborations), (2 collaborations).

Patent Filing Activity

File:Venkatesh P. Gopinath of Fremont CA (US) Monthly Patent Applications.png

Technology Areas

File:Venkatesh P. Gopinath of Fremont CA (US) Top Technology Areas.png

List of Technology Areas

• G11C13/0069 ({Writing or programming circuits or methods}): 3 patents
• G11C7/1039 ({using pipelining techniques, i.e. using latches between functional memory parts, e.g. row/column decoders, I/O buffers, sense amplifiers}): 2 patents
• G11C7/1012 (Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers): 2 patents
• G11C7/12 (STATIC STORES (semiconductor memory devices): 2 patents
• G11C7/1096 (Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers): 2 patents
• G11C13/0026 ({Bit-line or column circuits}): 2 patents
• G11C13/0038 ({Power supply circuits}): 2 patents
• G11C7/1084 (Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers): 1 patents
• G11C7/067 (Sense amplifiers; Associated circuits {, e.g. timing or triggering circuits}): 1 patents
• G11C7/1063 (Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers): 1 patents
• G11C11/1655 ({Bit-line or column circuits}): 1 patents
• G11C13/0004 ({comprising amorphous/crystalline phase transition cells}): 1 patents
• G11C27/02 (Sample-and-hold arrangements (): 1 patents
• G11C5/063 (STATIC STORES (semiconductor memory devices): 1 patents
• G11C13/0028 ({Word-line or row circuits}): 1 patents
• G11C11/22 (using ferroelectric elements): 1 patents
• H01L27/2445 (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 1 patents
• H01L23/481 (Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements {; Selection of materials therefor}): 1 patents
• H01L45/1206 (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 1 patents
• H01L45/1253 (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 1 patents
• H01L45/16 (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 1 patents
• G05F3/262 (SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES (regulating the timing or recurrence frequency of pulses in radar or radio navigation systems): 1 patents
• H01L29/78391 (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 1 patents
• H01L29/792 (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 1 patents
• G11C11/412 (using field-effect transistors only): 1 patents
• G11C11/419 (forming {static} cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger): 1 patents
• H01L27/1104 (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 1 patents
• H01L29/40111 (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 1 patents
• H01L21/823475 (to produce devices, e.g. integrated circuits, each consisting of a plurality of components): 1 patents
• H01L21/76895 (Applying interconnections to be used for carrying current between separate components within a device {comprising conductors and dielectrics}): 1 patents
• H01L29/42316 (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 1 patents
• H01L29/4933 (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 1 patents
• H10B63/34 (ELECTRONIC MEMORY DEVICES): 1 patents

Companies

File:Venkatesh P. Gopinath of Fremont CA (US) Top Companies.png

List of Companies

• GlobalFoundries U.S. Inc.: 10 patents

Collaborators

• Pirooz Parvarandeh of Los Altos Hills CA (US) (6 collaborations)
• Navneet K. Jain of Milpitas CA (US) (2 collaborations)
• Alexander Derrickson of Saratoga Springs NY (US) (2 collaborations)
• Hongru Ren of Mechanicville NY (US) (2 collaborations)
• Navneet Jain of Milpitas CA (US) (2 collaborations)
• Bipul C. Paul of Mechanicville NY (US) (2 collaborations)
• Sven Beyer (1 collaborations)
• Halid Mulaosmanovic (1 collaborations)
• Jianwei Peng of Clifton Park NY (US) (1 collaborations)