Deprecated: Use of MediaWiki\Output\OutputPage::setIndexPolicy with index after noindex was deprecated in MediaWiki 1.43. [Called from MediaWiki\Output\OutputPage::setRobotPolicy in /home/forge/wikitrademarks.org/includes/Output/OutputPage.php at line 1008] in /home/forge/wikitrademarks.org/includes/debug/MWDebug.php on line 385
Category:Minglu Liu of Chandler AZ (US): Difference between revisions - WikiTrademarks Jump to content

Category:Minglu Liu of Chandler AZ (US): Difference between revisions

From WikiTrademarks
Updating Category:Minglu_Liu_of_Chandler_AZ_(US)
 
Updating Category:Minglu_Liu_of_Chandler_AZ_(US)
 
Line 2: Line 2:


=== Executive Summary ===
=== Executive Summary ===
Minglu Liu of Chandler AZ (US) is an inventor who has filed 8 patents. Their primary areas of innovation include SEMICONDUCTOR DEVICES NOT COVERED BY CLASS (8 patents), {Multilayer substrates  (multilayer metallisation on monolayer substrate (6 patents), Leads, {i.e. metallisations or lead-frames} on insulating substrates, {e.g. chip carriers  (shape of the substrate (5 patents), and they have worked with companies such as Intel Corporation (8 patents). Their most frequent collaborators include [[Category:Gang Duan of Chandler AZ (US)|Gang Duan of Chandler AZ (US)]] (8 collaborations), [[Category:Srinivas Venkata Ramanuja Pietambaram of Chandler AZ (US)|Srinivas Venkata Ramanuja Pietambaram of Chandler AZ (US)]] (8 collaborations), [[Category:Ibrahim El Khatib of Chandler AZ (US)|Ibrahim El Khatib of Chandler AZ (US)]] (1 collaborations).
Minglu Liu of Chandler AZ (US) is an inventor who has filed 10 patents. Their primary areas of innovation include SEMICONDUCTOR DEVICES NOT COVERED BY CLASS (8 patents), {Multilayer substrates  (multilayer metallisation on monolayer substrate (6 patents), SEMICONDUCTOR DEVICES NOT COVERED BY CLASS (6 patents), and they have worked with companies such as Intel Corporation (10 patents). Their most frequent collaborators include [[Category:Gang Duan of Chandler AZ (US)|Gang Duan of Chandler AZ (US)]] (10 collaborations), [[Category:Srinivas Venkata Ramanuja Pietambaram of Chandler AZ (US)|Srinivas Venkata Ramanuja Pietambaram of Chandler AZ (US)]] (8 collaborations), [[Category:Yosuke Kanaoka of Chandler AZ (US)|Yosuke Kanaoka of Chandler AZ (US)]] (2 collaborations).


=== Patent Filing Activity ===
=== Patent Filing Activity ===
Line 13: Line 13:
* [[:Category:CPC_H01L23/15|H01L23/15]] (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 8 patents
* [[:Category:CPC_H01L23/15|H01L23/15]] (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 8 patents
* [[:Category:CPC_H01L23/49822|H01L23/49822]] ({Multilayer substrates  (multilayer metallisation on monolayer substrate): 6 patents
* [[:Category:CPC_H01L23/49822|H01L23/49822]] ({Multilayer substrates  (multilayer metallisation on monolayer substrate): 6 patents
* [[:Category:CPC_H01L25/0655|H01L25/0655]] (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 6 patents
* [[:Category:CPC_H01L23/49838|H01L23/49838]] (Leads, {i.e. metallisations or lead-frames} on insulating substrates, {e.g. chip carriers  (shape of the substrate): 5 patents
* [[:Category:CPC_H01L23/49838|H01L23/49838]] (Leads, {i.e. metallisations or lead-frames} on insulating substrates, {e.g. chip carriers  (shape of the substrate): 5 patents
* [[:Category:CPC_H01L25/0655|H01L25/0655]] (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 5 patents
* [[:Category:CPC_H01L23/5385|H01L23/5385]] (the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates  ({): 3 patents
* [[:Category:CPC_H01L23/49894|H01L23/49894]] (Leads, {i.e. metallisations or lead-frames} on insulating substrates, {e.g. chip carriers  (shape of the substrate): 3 patents
* [[:Category:CPC_H01L23/49894|H01L23/49894]] (Leads, {i.e. metallisations or lead-frames} on insulating substrates, {e.g. chip carriers  (shape of the substrate): 3 patents
* [[:Category:CPC_H01L23/5385|H01L23/5385]] (the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates ({): 2 patents
* [[:Category:CPC_H01L23/5384|H01L23/5384]] ({Conductive vias through the substrate with or without pins, e.g. buried coaxial conductors (): 3 patents
* [[:Category:CPC_H01L24/16|H01L24/16]] (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 3 patents
* [[:Category:CPC_H01L23/645|H01L23/645]] ({Inductive arrangements  (): 2 patents
* [[:Category:CPC_H01L23/645|H01L23/645]] ({Inductive arrangements  (): 2 patents
* [[:Category:CPC_H01L24/32|H01L24/32]] (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 2 patents
* [[:Category:CPC_H01L24/73|H01L24/73]] (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 2 patents
* [[:Category:CPC_H01L2224/73204|H01L2224/73204]] (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 2 patents
* [[:Category:CPC_H01L23/295|H01L23/295]] ({containing a filler  (): 2 patents
* [[:Category:CPC_H01L24/08|H01L24/08]] (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 2 patents
* [[:Category:CPC_H01L2224/08235|H01L2224/08235]] (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 2 patents
* [[:Category:CPC_H01L2224/16235|H01L2224/16235]] (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 2 patents
* [[:Category:CPC_H01L23/24|H01L23/24]] (solid or gel at the normal operating temperature of the device {(): 1 patents
* [[:Category:CPC_H01L23/24|H01L23/24]] (solid or gel at the normal operating temperature of the device {(): 1 patents
* [[:Category:CPC_H01L23/3675|H01L23/3675]] (Cooling facilitated by shape of device {(): 1 patents
* [[:Category:CPC_H01L23/3675|H01L23/3675]] (Cooling facilitated by shape of device {(): 1 patents
* [[:Category:CPC_H01L28/40|H01L28/40]] (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 1 patents
* [[:Category:CPC_H01L28/40|H01L28/40]] (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 1 patents
* [[:Category:CPC_H01L23/49866|H01L23/49866]] ({characterised by the materials  (materials of the substrates): 1 patents
* [[:Category:CPC_H01L23/49866|H01L23/49866]] ({characterised by the materials  (materials of the substrates): 1 patents
* [[:Category:CPC_H01L23/5384|H01L23/5384]] ({Conductive vias through the substrate with or without pins, e.g. buried coaxial conductors  (): 1 patents
* [[:Category:CPC_H01L23/5386|H01L23/5386]] (the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates  ({): 1 patents
* [[:Category:CPC_H01L23/5386|H01L23/5386]] (the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates  ({): 1 patents
* [[:Category:CPC_H01L23/642|H01L23/642]] ({Capacitive arrangements  (): 1 patents
* [[:Category:CPC_H01L23/642|H01L23/642]] ({Capacitive arrangements  (): 1 patents
Line 29: Line 37:
* [[:Category:CPC_H01L23/49827|H01L23/49827]] ({Via connections through the substrates, e.g. pins going through the substrate, coaxial cables  (): 1 patents
* [[:Category:CPC_H01L23/49827|H01L23/49827]] ({Via connections through the substrates, e.g. pins going through the substrate, coaxial cables  (): 1 patents
* [[:Category:CPC_H01L23/535|H01L23/535]] (including internal interconnections, e.g. cross-under constructions {(internal lead connections): 1 patents
* [[:Category:CPC_H01L23/535|H01L23/535]] (including internal interconnections, e.g. cross-under constructions {(internal lead connections): 1 patents
* [[:Category:CPC_H01L24/16|H01L24/16]] (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 1 patents
* [[:Category:CPC_H01L24/17|H01L24/17]] (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 1 patents
* [[:Category:CPC_H01L24/17|H01L24/17]] (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 1 patents
* [[:Category:CPC_H01L24/32|H01L24/32]] (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 1 patents
* [[:Category:CPC_H01L24/73|H01L24/73]] (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 1 patents
* [[:Category:CPC_H01L25/117|H01L25/117]] (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 1 patents
* [[:Category:CPC_H01L25/117|H01L25/117]] (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 1 patents
* [[:Category:CPC_H01L25/18|H01L25/18]] (the devices being of types provided for in two or more different subgroups of the same main group of groups): 1 patents
* [[:Category:CPC_H01L25/18|H01L25/18]] (the devices being of types provided for in two or more different subgroups of the same main group of groups): 1 patents
Line 40: Line 45:
* [[:Category:CPC_H01L2224/32157|H01L2224/32157]] (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 1 patents
* [[:Category:CPC_H01L2224/32157|H01L2224/32157]] (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 1 patents
* [[:Category:CPC_H01L2224/32165|H01L2224/32165]] (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 1 patents
* [[:Category:CPC_H01L2224/32165|H01L2224/32165]] (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 1 patents
* [[:Category:CPC_H01L2224/73204|H01L2224/73204]] (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 1 patents
* [[:Category:CPC_H01L2924/1205|H01L2924/1205]] (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 1 patents
* [[:Category:CPC_H01L2924/1205|H01L2924/1205]] (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 1 patents
* [[:Category:CPC_H01L23/3107|H01L23/3107]] (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 1 patents
* [[:Category:CPC_H01L23/42|H01L23/42]] (Fillings or auxiliary members in containers {or encapsulations} selected or arranged to facilitate heating or cooling): 1 patents
* [[:Category:CPC_H10B80/00|H10B80/00]] (Assemblies of multiple devices comprising at least one memory device covered by this subclass): 1 patents
* [[:Category:CPC_H01L2224/32225|H01L2224/32225]] (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 1 patents
* [[:Category:CPC_H01L2224/32245|H01L2224/32245]] (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 1 patents
* [[:Category:CPC_H01L25/105|H01L25/105]] (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 1 patents
* [[:Category:CPC_H01L23/5381|H01L23/5381]] (the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates  ({): 1 patents


=== Companies ===
=== Companies ===
Line 47: Line 58:


==== List of Companies ====
==== List of Companies ====
* Intel Corporation: 8 patents
* Intel Corporation: 10 patents


=== Collaborators ===
=== Collaborators ===
* [[:Category:Gang Duan of Chandler AZ (US)|Gang Duan of Chandler AZ (US)]][[Category:Gang Duan of Chandler AZ (US)]] (8 collaborations)
* [[:Category:Gang Duan of Chandler AZ (US)|Gang Duan of Chandler AZ (US)]][[Category:Gang Duan of Chandler AZ (US)]] (10 collaborations)
* [[:Category:Srinivas Venkata Ramanuja Pietambaram of Chandler AZ (US)|Srinivas Venkata Ramanuja Pietambaram of Chandler AZ (US)]][[Category:Srinivas Venkata Ramanuja Pietambaram of Chandler AZ (US)]] (8 collaborations)
* [[:Category:Srinivas Venkata Ramanuja Pietambaram of Chandler AZ (US)|Srinivas Venkata Ramanuja Pietambaram of Chandler AZ (US)]][[Category:Srinivas Venkata Ramanuja Pietambaram of Chandler AZ (US)]] (8 collaborations)
* [[:Category:Yosuke Kanaoka of Chandler AZ (US)|Yosuke Kanaoka of Chandler AZ (US)]][[Category:Yosuke Kanaoka of Chandler AZ (US)]] (2 collaborations)
* [[:Category:Srinivas V. Pietambaram of Chandler AZ (US)|Srinivas V. Pietambaram of Chandler AZ (US)]][[Category:Srinivas V. Pietambaram of Chandler AZ (US)]] (2 collaborations)
* [[:Category:Brandon C. Marin of Gilbert AZ (US)|Brandon C. Marin of Gilbert AZ (US)]][[Category:Brandon C. Marin of Gilbert AZ (US)]] (2 collaborations)
* [[:Category:Bohan Shan of Chandler AZ (US)|Bohan Shan of Chandler AZ (US)]][[Category:Bohan Shan of Chandler AZ (US)]] (2 collaborations)
* [[:Category:Haobo Chen of Chandler AZ (US)|Haobo Chen of Chandler AZ (US)]][[Category:Haobo Chen of Chandler AZ (US)]] (2 collaborations)
* [[:Category:Jeremy Ecton of Gilbert AZ (US)|Jeremy Ecton of Gilbert AZ (US)]][[Category:Jeremy Ecton of Gilbert AZ (US)]] (2 collaborations)
* [[:Category:Benjamin T. Duong of Phoenix AZ (US)|Benjamin T. Duong of Phoenix AZ (US)]][[Category:Benjamin T. Duong of Phoenix AZ (US)]] (2 collaborations)
* [[:Category:Suddhasattwa Nad of Chandler AZ (US)|Suddhasattwa Nad of Chandler AZ (US)]][[Category:Suddhasattwa Nad of Chandler AZ (US)]] (2 collaborations)
* [[:Category:Ibrahim El Khatib of Chandler AZ (US)|Ibrahim El Khatib of Chandler AZ (US)]][[Category:Ibrahim El Khatib of Chandler AZ (US)]] (1 collaborations)
* [[:Category:Ibrahim El Khatib of Chandler AZ (US)|Ibrahim El Khatib of Chandler AZ (US)]][[Category:Ibrahim El Khatib of Chandler AZ (US)]] (1 collaborations)
* [[:Category:Jesse Cole Jones of Chandler AZ (US)|Jesse Cole Jones of Chandler AZ (US)]][[Category:Jesse Cole Jones of Chandler AZ (US)]] (1 collaborations)
* [[:Category:Jesse Cole Jones of Chandler AZ (US)|Jesse Cole Jones of Chandler AZ (US)]][[Category:Jesse Cole Jones of Chandler AZ (US)]] (1 collaborations)

Latest revision as of 03:52, 1 April 2025

Minglu Liu of Chandler AZ (US)

Executive Summary

Minglu Liu of Chandler AZ (US) is an inventor who has filed 10 patents. Their primary areas of innovation include SEMICONDUCTOR DEVICES NOT COVERED BY CLASS (8 patents), {Multilayer substrates (multilayer metallisation on monolayer substrate (6 patents), SEMICONDUCTOR DEVICES NOT COVERED BY CLASS (6 patents), and they have worked with companies such as Intel Corporation (10 patents). Their most frequent collaborators include (10 collaborations), (8 collaborations), (2 collaborations).

Patent Filing Activity

File:Minglu Liu of Chandler AZ (US) Monthly Patent Applications.png

Technology Areas

File:Minglu Liu of Chandler AZ (US) Top Technology Areas.png

List of Technology Areas

  • H01L23/15 (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 8 patents
  • H01L23/49822 ({Multilayer substrates (multilayer metallisation on monolayer substrate): 6 patents
  • H01L25/0655 (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 6 patents
  • H01L23/49838 (Leads, {i.e. metallisations or lead-frames} on insulating substrates, {e.g. chip carriers (shape of the substrate): 5 patents
  • H01L23/5385 (the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates ({): 3 patents
  • H01L23/49894 (Leads, {i.e. metallisations or lead-frames} on insulating substrates, {e.g. chip carriers (shape of the substrate): 3 patents
  • H01L23/5384 ({Conductive vias through the substrate with or without pins, e.g. buried coaxial conductors (): 3 patents
  • H01L24/16 (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 3 patents
  • H01L23/645 ({Inductive arrangements (): 2 patents
  • H01L24/32 (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 2 patents
  • H01L24/73 (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 2 patents
  • H01L2224/73204 (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 2 patents
  • H01L23/295 ({containing a filler (): 2 patents
  • H01L24/08 (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 2 patents
  • H01L2224/08235 (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 2 patents
  • H01L2224/16235 (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 2 patents
  • H01L23/24 (solid or gel at the normal operating temperature of the device {(): 1 patents
  • H01L23/3675 (Cooling facilitated by shape of device {(): 1 patents
  • H01L28/40 (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 1 patents
  • H01L23/49866 ({characterised by the materials (materials of the substrates): 1 patents
  • H01L23/5386 (the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates ({): 1 patents
  • H01L23/642 ({Capacitive arrangements (): 1 patents
  • H01L23/3128 (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 1 patents
  • H01L23/49816 (Leads, {i.e. metallisations or lead-frames} on insulating substrates, {e.g. chip carriers (shape of the substrate): 1 patents
  • H01L23/49827 ({Via connections through the substrates, e.g. pins going through the substrate, coaxial cables (): 1 patents
  • H01L23/535 (including internal interconnections, e.g. cross-under constructions {(internal lead connections): 1 patents
  • H01L24/17 (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 1 patents
  • H01L25/117 (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 1 patents
  • H01L25/18 (the devices being of types provided for in two or more different subgroups of the same main group of groups): 1 patents
  • H01L29/66181 (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 1 patents
  • H01L2224/16225 (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 1 patents
  • H01L2224/1703 (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 1 patents
  • H01L2224/32157 (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 1 patents
  • H01L2224/32165 (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 1 patents
  • H01L2924/1205 (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 1 patents
  • H01L23/3107 (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 1 patents
  • H01L23/42 (Fillings or auxiliary members in containers {or encapsulations} selected or arranged to facilitate heating or cooling): 1 patents
  • H10B80/00 (Assemblies of multiple devices comprising at least one memory device covered by this subclass): 1 patents
  • H01L2224/32225 (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 1 patents
  • H01L2224/32245 (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 1 patents
  • H01L25/105 (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 1 patents
  • H01L23/5381 (the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates ({): 1 patents

Companies

File:Minglu Liu of Chandler AZ (US) Top Companies.png

List of Companies

  • Intel Corporation: 10 patents

Collaborators

Subcategories

This category has the following 5 subcategories, out of 5 total.

Cookies help us deliver our services. By using our services, you agree to our use of cookies.