Deprecated: Use of MediaWiki\Output\OutputPage::setIndexPolicy with index after noindex was deprecated in MediaWiki 1.43. [Called from MediaWiki\Output\OutputPage::setRobotPolicy in /home/forge/wikitrademarks.org/includes/Output/OutputPage.php at line 1008] in /home/forge/wikitrademarks.org/includes/debug/MWDebug.php on line 385
Category:Sagar Suthram of Portland OR (US): Difference between revisions - WikiTrademarks Jump to content

Category:Sagar Suthram of Portland OR (US): Difference between revisions

From WikiTrademarks
Creating a new page
 
Updating Category:Sagar_Suthram_of_Portland_OR_(US)
 
Line 1: Line 1:
= Sagar Suthram =
== Sagar Suthram of Portland OR (US) ==


Sagar Suthram from Portland OR (US) has applied for patents in technology areas such as [[:Category:H01L23/473|H01L23/473]], [[:Category:H01L23/00|H01L23/00]], [[:Category:H01L23/498|H01L23/498]] with [[:Category:intel corporation|intel corporation]].
=== Executive Summary ===
Sagar Suthram of Portland OR (US) is an inventor who has filed 8 patents. Their primary areas of innovation include SEMICONDUCTOR DEVICES NOT COVERED BY CLASS (6 patents), SEMICONDUCTOR DEVICES NOT COVERED BY CLASS (5 patents), SEMICONDUCTOR DEVICES NOT COVERED BY CLASS (4 patents), and they have worked with companies such as Intel Corporation (8 patents). Their most frequent collaborators include [[Category:Abhishek A. Sharma of Portland OR (US)|Abhishek A. Sharma of Portland OR (US)]] (8 collaborations), [[Category:Wilfred Gomes of Portland OR (US)|Wilfred Gomes of Portland OR (US)]] (8 collaborations), [[Category:Pushkar Sharad Ranade of San Jose CA (US)|Pushkar Sharad Ranade of San Jose CA (US)]] (7 collaborations).


== Patents ==
=== Patent Filing Activity ===
[[File:Sagar_Suthram_of_Portland_OR_(US)_Monthly_Patent_Applications.png|border|800px]]


* [[intel corporation (20250079263). PACKAGE ARCHITECTURES HAVING VERTICALLY STACKED DIES WITH A COOLING MICROCHANNEL|PACKAGE ARCHITECTURES HAVING VERTICALLY STACKED DIES WITH A COOLING MICROCHANNEL (20250079263)]]
=== Technology Areas ===
[[File:Sagar_Suthram_of_Portland_OR_(US)_Top_Technology_Areas.png|border|800px]]


==== List of Technology Areas ====
* [[:Category:CPC_H01L24/08|H01L24/08]] (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 6 patents
* [[:Category:CPC_H01L2224/08145|H01L2224/08145]] (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 5 patents
* [[:Category:CPC_H01L25/0652|H01L25/0652]] (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 4 patents
* [[:Category:CPC_H01L2924/1431|H01L2924/1431]] (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 3 patents
* [[:Category:CPC_H10B80/00|H10B80/00]] (Assemblies of multiple devices comprising at least one memory device covered by this subclass): 3 patents
* [[:Category:CPC_H01L23/49822|H01L23/49822]] ({Multilayer substrates  (multilayer metallisation on monolayer substrate): 2 patents
* [[:Category:CPC_H01L25/0655|H01L25/0655]] (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 2 patents
* [[:Category:CPC_H01L2224/08137|H01L2224/08137]] (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 2 patents
* [[:Category:CPC_H01L24/16|H01L24/16]] (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 2 patents
* [[:Category:CPC_H01L2224/16227|H01L2224/16227]] (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 2 patents
* [[:Category:CPC_H01L25/18|H01L25/18]] (the devices being of types provided for in two or more different subgroups of the same main group of groups): 2 patents
* [[:Category:CPC_H01L2924/1437|H01L2924/1437]] (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 2 patents
* [[:Category:CPC_H10B12/20|H10B12/20]] (ELECTRONIC MEMORY DEVICES): 1 patents
* [[:Category:CPC_H01L23/5283|H01L23/5283]] ({Geometry or} layout of the interconnection structure {(): 1 patents
* [[:Category:CPC_H01L29/0665|H01L29/0665]] (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 1 patents
* [[:Category:CPC_H01L29/42392|H01L29/42392]] (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 1 patents
* [[:Category:CPC_H01L29/775|H01L29/775]] (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 1 patents
* [[:Category:CPC_H01L29/7841|H01L29/7841]] (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 1 patents
* [[:Category:CPC_H01L29/78696|H01L29/78696]] (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 1 patents
* [[:Category:CPC_H01L23/473|H01L23/473]] (by flowing liquids {(): 1 patents
* [[:Category:CPC_H01L23/49838|H01L23/49838]] (Leads, {i.e. metallisations or lead-frames} on insulating substrates, {e.g. chip carriers  (shape of the substrate): 1 patents
* [[:Category:CPC_H01L24/24|H01L24/24]] (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 1 patents
* [[:Category:CPC_H01L2224/08165|H01L2224/08165]] (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 1 patents
* [[:Category:CPC_H01L2224/24051|H01L2224/24051]] (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 1 patents
* [[:Category:CPC_H01L2224/24137|H01L2224/24137]] (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 1 patents
* [[:Category:CPC_H01L2924/01029|H01L2924/01029]] (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 1 patents
* [[:Category:CPC_H01L2924/1435|H01L2924/1435]] (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 1 patents
* [[:Category:CPC_H01L23/528|H01L23/528]] ({Geometry or} layout of the interconnection structure {(): 1 patents
* [[:Category:CPC_H01L2224/08121|H01L2224/08121]] (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 1 patents
* [[:Category:CPC_H01L2224/08225|H01L2224/08225]] (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 1 patents
* [[:Category:CPC_H01L2224/16238|H01L2224/16238]] (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 1 patents
* [[:Category:CPC_H01L2924/1205|H01L2924/1205]] (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 1 patents
* [[:Category:CPC_H01L23/5226|H01L23/5226]] (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 1 patents
* [[:Category:CPC_H01L2224/16145|H01L2224/16145]] (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 1 patents
* [[:Category:CPC_G11C11/4091|G11C11/4091]] (Sense or sense/refresh amplifiers, or associated sense circuitry, e.g. for coupled bit-line precharging, equalising or isolating): 1 patents
* [[:Category:CPC_G11C11/4085|G11C11/4085]] ({Word line control circuits, e.g. word line drivers, - boosters, - pull-up, - pull-down, - precharge}): 1 patents
* [[:Category:CPC_G11C11/4094|G11C11/4094]] (Bit-line management or control circuits): 1 patents
* [[:Category:CPC_H01L25/0657|H01L25/0657]] (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 1 patents
* [[:Category:CPC_H01L2225/06541|H01L2225/06541]] (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 1 patents
* [[:Category:CPC_H01L2924/1436|H01L2924/1436]] (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 1 patents
=== Companies ===
[[File:Sagar_Suthram_of_Portland_OR_(US)_Top_Companies.png|border|800px]]
==== List of Companies ====
* Intel Corporation: 8 patents
=== Collaborators ===
* [[:Category:Abhishek A. Sharma of Portland OR (US)|Abhishek A. Sharma of Portland OR (US)]][[Category:Abhishek A. Sharma of Portland OR (US)]] (8 collaborations)
* [[:Category:Wilfred Gomes of Portland OR (US)|Wilfred Gomes of Portland OR (US)]][[Category:Wilfred Gomes of Portland OR (US)]] (8 collaborations)
* [[:Category:Pushkar Sharad Ranade of San Jose CA (US)|Pushkar Sharad Ranade of San Jose CA (US)]][[Category:Pushkar Sharad Ranade of San Jose CA (US)]] (7 collaborations)
* [[:Category:Tahir Ghani of Portland OR (US)|Tahir Ghani of Portland OR (US)]][[Category:Tahir Ghani of Portland OR (US)]] (4 collaborations)
* [[:Category:Anand S. Murthy of Portland OR (US)|Anand S. Murthy of Portland OR (US)]][[Category:Anand S. Murthy of Portland OR (US)]] (4 collaborations)
* [[:Category:Debendra Mallik of Chandler AZ (US)|Debendra Mallik of Chandler AZ (US)]][[Category:Debendra Mallik of Chandler AZ (US)]] (4 collaborations)
* [[:Category:Nitin A. Deshpande of Chandler AZ (US)|Nitin A. Deshpande of Chandler AZ (US)]][[Category:Nitin A. Deshpande of Chandler AZ (US)]] (4 collaborations)
* [[:Category:Ravindranath Vithal Mahajan of Chandler AZ (US)|Ravindranath Vithal Mahajan of Chandler AZ (US)]][[Category:Ravindranath Vithal Mahajan of Chandler AZ (US)]] (4 collaborations)
* [[:Category:Joshua Fryman of Corvallis OR (US)|Joshua Fryman of Corvallis OR (US)]][[Category:Joshua Fryman of Corvallis OR (US)]] (1 collaborations)
* [[:Category:Stephen Morein of San Jose CA (US)|Stephen Morein of San Jose CA (US)]][[Category:Stephen Morein of San Jose CA (US)]] (1 collaborations)
* [[:Category:Matthew Adiletta of Bolton MA (US)|Matthew Adiletta of Bolton MA (US)]][[Category:Matthew Adiletta of Bolton MA (US)]] (1 collaborations)
* [[:Category:Michael Crocker of Portland OR (US)|Michael Crocker of Portland OR (US)]][[Category:Michael Crocker of Portland OR (US)]] (1 collaborations)
* [[:Category:Aaron Gorius of Upton MA (US)|Aaron Gorius of Upton MA (US)]][[Category:Aaron Gorius of Upton MA (US)]] (1 collaborations)
[[Category:Sagar Suthram of Portland OR (US)]]
[[Category:Inventors]]
[[Category:Inventors]]
[[Category:intel corporation]]
[[Category:Inventors filing patents with Intel Corporation]]
[[Category:H01L23/473]]
[[Category:H01L23/00]]
[[Category:H01L23/498]]
[[Category:H01L25/065]]

Latest revision as of 03:53, 1 April 2025

Sagar Suthram of Portland OR (US)

Executive Summary

Sagar Suthram of Portland OR (US) is an inventor who has filed 8 patents. Their primary areas of innovation include SEMICONDUCTOR DEVICES NOT COVERED BY CLASS (6 patents), SEMICONDUCTOR DEVICES NOT COVERED BY CLASS (5 patents), SEMICONDUCTOR DEVICES NOT COVERED BY CLASS (4 patents), and they have worked with companies such as Intel Corporation (8 patents). Their most frequent collaborators include (8 collaborations), (8 collaborations), (7 collaborations).

Patent Filing Activity

File:Sagar Suthram of Portland OR (US) Monthly Patent Applications.png

Technology Areas

File:Sagar Suthram of Portland OR (US) Top Technology Areas.png

List of Technology Areas

  • H01L24/08 (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 6 patents
  • H01L2224/08145 (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 5 patents
  • H01L25/0652 (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 4 patents
  • H01L2924/1431 (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 3 patents
  • H10B80/00 (Assemblies of multiple devices comprising at least one memory device covered by this subclass): 3 patents
  • H01L23/49822 ({Multilayer substrates (multilayer metallisation on monolayer substrate): 2 patents
  • H01L25/0655 (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 2 patents
  • H01L2224/08137 (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 2 patents
  • H01L24/16 (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 2 patents
  • H01L2224/16227 (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 2 patents
  • H01L25/18 (the devices being of types provided for in two or more different subgroups of the same main group of groups): 2 patents
  • H01L2924/1437 (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 2 patents
  • H10B12/20 (ELECTRONIC MEMORY DEVICES): 1 patents
  • H01L23/5283 ({Geometry or} layout of the interconnection structure {(): 1 patents
  • H01L29/0665 (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 1 patents
  • H01L29/42392 (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 1 patents
  • H01L29/775 (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 1 patents
  • H01L29/7841 (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 1 patents
  • H01L29/78696 (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 1 patents
  • H01L23/473 (by flowing liquids {(): 1 patents
  • H01L23/49838 (Leads, {i.e. metallisations or lead-frames} on insulating substrates, {e.g. chip carriers (shape of the substrate): 1 patents
  • H01L24/24 (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 1 patents
  • H01L2224/08165 (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 1 patents
  • H01L2224/24051 (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 1 patents
  • H01L2224/24137 (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 1 patents
  • H01L2924/01029 (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 1 patents
  • H01L2924/1435 (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 1 patents
  • H01L23/528 ({Geometry or} layout of the interconnection structure {(): 1 patents
  • H01L2224/08121 (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 1 patents
  • H01L2224/08225 (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 1 patents
  • H01L2224/16238 (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 1 patents
  • H01L2924/1205 (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 1 patents
  • H01L23/5226 (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 1 patents
  • H01L2224/16145 (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 1 patents
  • G11C11/4091 (Sense or sense/refresh amplifiers, or associated sense circuitry, e.g. for coupled bit-line precharging, equalising or isolating): 1 patents
  • G11C11/4085 ({Word line control circuits, e.g. word line drivers, - boosters, - pull-up, - pull-down, - precharge}): 1 patents
  • G11C11/4094 (Bit-line management or control circuits): 1 patents
  • H01L25/0657 (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 1 patents
  • H01L2225/06541 (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 1 patents
  • H01L2924/1436 (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 1 patents

Companies

File:Sagar Suthram of Portland OR (US) Top Companies.png

List of Companies

  • Intel Corporation: 8 patents

Collaborators

Subcategories

This category has the following 5 subcategories, out of 5 total.

Cookies help us deliver our services. By using our services, you agree to our use of cookies.