Deprecated: Use of MediaWiki\Output\OutputPage::setIndexPolicy with index after noindex was deprecated in MediaWiki 1.43. [Called from MediaWiki\Output\OutputPage::setRobotPolicy in /home/forge/wikitrademarks.org/includes/Output/OutputPage.php at line 1008] in /home/forge/wikitrademarks.org/includes/debug/MWDebug.php on line 385
Category:Zhiwei Gong of Chandler AZ (US) - WikiTrademarks Jump to content

Category:Zhiwei Gong of Chandler AZ (US)

From WikiTrademarks
Revision as of 07:33, 18 July 2024 by Unknown user (talk) (Updating Category:Zhiwei_Gong_of_Chandler_AZ_(US))
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)

Zhiwei Gong of Chandler AZ (US)

Executive Summary

Zhiwei Gong of Chandler AZ (US) is an inventor who has filed 4 patents. Their primary areas of innovation include SEMICONDUCTOR DEVICES NOT COVERED BY CLASS (3 patents), the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates ({ (3 patents), the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates ({ (3 patents), and they have worked with companies such as NXP USA, Inc. (3 patents), NXP USA, INC. (1 patents). Their most frequent collaborators include (3 collaborations), (3 collaborations), (3 collaborations).

Patent Filing Activity

File:Zhiwei Gong of Chandler AZ (US) Monthly Patent Applications.png

Technology Areas

File:Zhiwei Gong of Chandler AZ (US) Top Technology Areas.png

List of Technology Areas

  • H01L23/3128 (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 3 patents
  • H01L23/5386 (the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates ({): 3 patents
  • H01L23/5389 (the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates ({): 3 patents
  • H01L21/4857 (Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups): 2 patents
  • H01L21/486 (Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups): 2 patents
  • H01L21/566 (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 2 patents
  • H01L23/49816 (Leads, {i.e. metallisations or lead-frames} on insulating substrates, {e.g. chip carriers (shape of the substrate): 2 patents
  • H01L23/49822 ({Multilayer substrates (multilayer metallisation on monolayer substrate): 2 patents
  • H01L23/49838 (Leads, {i.e. metallisations or lead-frames} on insulating substrates, {e.g. chip carriers (shape of the substrate): 2 patents
  • H01L25/165 (the devices being of types provided for in two or more different main groups of groups): 2 patents
  • H01L24/16 (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 2 patents
  • H01L23/5383 ({Multilayer substrates (): 2 patents
  • H01L2924/19041 (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 2 patents
  • H01L2924/19042 (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 2 patents
  • H01L2924/19043 (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 2 patents
  • H01L23/66 (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 2 patents
  • H01L21/565 (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 2 patents
  • H01L25/162 (the devices being of types provided for in two or more different main groups of groups): 1 patents
  • H01L21/4853 (Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups): 1 patents
  • H01L23/49833 (Leads, {i.e. metallisations or lead-frames} on insulating substrates, {e.g. chip carriers (shape of the substrate): 1 patents
  • H01L23/5385 (the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates ({): 1 patents
  • H01L23/145 (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 1 patents
  • H01L2224/16235 (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 1 patents
  • H01L23/3114 (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 1 patents
  • H01L24/24 (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 1 patents
  • H01L2223/6672 (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 1 patents
  • H01L2224/24195 (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 1 patents
  • H01L2924/15311 (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 1 patents
  • H01L2924/19011 (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 1 patents
  • H01L23/552 (Protection against radiation, e.g. light {or electromagnetic waves}): 1 patents
  • H01L24/20 (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 1 patents
  • H01P3/06 (Coaxial lines): 1 patents
  • H01P11/005 (Apparatus or processes specially adapted for manufacturing waveguides or resonators, lines, or other devices of the waveguide type): 1 patents
  • H01Q1/2283 ({mounted in or on the surface of a semiconductor substrate as a chip-type antenna or integrated with other components into an IC package}): 1 patents
  • H01Q9/0407 ({Substantially flat resonant element parallel to ground plane, e.g. patch antenna (dipole): 1 patents
  • H01L2223/6622 (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 1 patents
  • H01L2223/6677 (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 1 patents
  • H01L2224/214 (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 1 patents
  • H01L2924/3025 (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 1 patents

Companies

File:Zhiwei Gong of Chandler AZ (US) Top Companies.png

List of Companies

  • NXP USA, Inc.: 3 patents
  • NXP USA, INC.: 1 patents

Collaborators

Subcategories

This category has the following 4 subcategories, out of 4 total.

Cookies help us deliver our services. By using our services, you agree to our use of cookies.