Deprecated: Use of MediaWiki\Output\OutputPage::setIndexPolicy with index after noindex was deprecated in MediaWiki 1.43. [Called from MediaWiki\Output\OutputPage::setRobotPolicy in /home/forge/wikitrademarks.org/includes/Output/OutputPage.php at line 1008] in /home/forge/wikitrademarks.org/includes/debug/MWDebug.php on line 385
Category:James Valerio of North Plains OR (US) - WikiTrademarks Jump to content

Category:James Valerio of North Plains OR (US)

From WikiTrademarks
Revision as of 03:49, 28 March 2025 by Unknown user (talk) (Updating Category:James_Valerio_of_North_Plains_OR_(US))
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)

James Valerio of North Plains OR (US)

Executive Summary

James Valerio of North Plains OR (US) is an inventor who has filed 6 patents. Their primary areas of innovation include {using instruction pipelines} (2 patents), {Arithmetic instructions} (2 patents), {Instructions to perform operations on packed data, e.g. vector, tile or matrix operations} (2 patents), and they have worked with companies such as Intel Corporation (6 patents). Their most frequent collaborators include (5 collaborations), (5 collaborations), (4 collaborations).

Patent Filing Activity

File:James Valerio of North Plains OR (US) Monthly Patent Applications.png

Technology Areas

File:James Valerio of North Plains OR (US) Top Technology Areas.png

List of Technology Areas

  • G06F9/3867 ({using instruction pipelines}): 2 patents
  • G06F9/3001 ({Arithmetic instructions}): 2 patents
  • G06F9/30036 ({Instructions to perform operations on packed data, e.g. vector, tile or matrix operations}): 2 patents
  • G06F9/3887 ({controlled by a single instruction for multiple data lanes [SIMD]}): 2 patents
  • G06F7/483 (ELECTRIC DIGITAL DATA PROCESSING (computer systems based on specific computational models): 1 patents
  • G06F9/30192 ({according to data descriptor, e.g. dynamic data typing}): 1 patents
  • G06T15/005 ({General purpose rendering architectures}): 1 patents
  • G06F9/3016 ({Decoding the operand specifier, e.g. specifier format}): 1 patents
  • G06F9/5033 (Allocation of resources, e.g. of the central processing unit [CPU]): 1 patents
  • G06F9/30101 ({Special purpose registers}): 1 patents
  • G06F15/7839 (ELECTRIC DIGITAL DATA PROCESSING (computer systems based on specific computational models): 1 patents
  • G06F7/5443 (for evaluating functions by calculation {(): 1 patents
  • G06F7/575 (ELECTRIC DIGITAL DATA PROCESSING (computer systems based on specific computational models): 1 patents
  • G06F7/588 (Random or pseudo-random number generators): 1 patents
  • G06F9/30014 ({with variable precision}): 1 patents
  • G06F9/3004 ({to perform operations on memory}): 1 patents
  • G06F9/30043 ({LOAD or STORE instructions; Clear instruction}): 1 patents
  • G06F9/30047 ({Prefetch instructions; cache control instructions}): 1 patents
  • G06F9/30065 ({Loop control instructions; iterative instructions, e.g. LOOP, REPEAT}): 1 patents
  • G06F9/30079 ({Pipeline control instructions, e.g. multicycle NOP}): 1 patents
  • G06F9/5011 (Allocation of resources, e.g. of the central processing unit [CPU]): 1 patents
  • G06F9/5077 (Allocation of resources, e.g. of the central processing unit [CPU]): 1 patents
  • G06F12/0215 ({with look ahead addressing means}): 1 patents
  • G06F12/0238 ({Memory management in non-volatile memory, e.g. resistive RAM or ferroelectric memory}): 1 patents
  • G06F12/0246 ({in block erasable memory, e.g. flash memory}): 1 patents
  • G06F12/0607 (Addressing a physical block of locations, e.g. base addressing, module addressing, memory dedication (): 1 patents
  • G06F12/0802 (Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches): 1 patents
  • G06F12/0804 (with main memory updating (): 1 patents
  • G06F12/0811 (in hierarchically structured memory systems, e.g. virtual memory systems): 1 patents
  • G06F12/0862 (with prefetch): 1 patents
  • G06F12/0866 (for peripheral storage systems, e.g. disk cache): 1 patents
  • G06F12/0871 (Allocation or management of cache space): 1 patents
  • G06F12/0875 (with dedicated cache, e.g. instruction or stack): 1 patents
  • G06F12/0882 (in hierarchically structured memory systems, e.g. virtual memory systems): 1 patents
  • G06F12/0891 (using clearing, invalidating or resetting means): 1 patents
  • G06F12/0893 (Caches characterised by their organisation or structure): 1 patents
  • G06F12/0895 (in hierarchically structured memory systems, e.g. virtual memory systems): 1 patents
  • G06F12/0897 (in hierarchically structured memory systems, e.g. virtual memory systems): 1 patents
  • G06F12/1009 (Address translation): 1 patents
  • G06F12/128 (Replacement control): 1 patents
  • G06F15/8046 (ELECTRIC DIGITAL DATA PROCESSING (computer systems based on specific computational models): 1 patents
  • G06F17/16 (Matrix or vector computation {, e.g. matrix-matrix or matrix-vector multiplication, matrix factorization (matrix transposition): 1 patents
  • G06F17/18 (for evaluating statistical data {, e.g. average values, frequency distributions, probability functions, regression analysis (forecasting specially adapted for a specific administrative, business or logistic context): 1 patents
  • G06T1/20 (Processor architectures; Processor configuration, e.g. pipelining): 1 patents
  • G06T1/60 (Memory management): 1 patents
  • H03M7/46 (CODING; DECODING; CODE CONVERSION IN GENERAL (using fluidic means): 1 patents
  • G06F9/3802 ({Instruction prefetching}): 1 patents
  • G06F9/3818 ({Decoding for concurrent execution}): 1 patents
  • G06F2212/1021 (ELECTRIC DIGITAL DATA PROCESSING (computer systems based on specific computational models): 1 patents
  • G06F2212/1044 (ELECTRIC DIGITAL DATA PROCESSING (computer systems based on specific computational models): 1 patents
  • G06F2212/302 (ELECTRIC DIGITAL DATA PROCESSING (computer systems based on specific computational models): 1 patents
  • G06F2212/401 (ELECTRIC DIGITAL DATA PROCESSING (computer systems based on specific computational models): 1 patents
  • G06F2212/455 (ELECTRIC DIGITAL DATA PROCESSING (computer systems based on specific computational models): 1 patents
  • G06F2212/60 (ELECTRIC DIGITAL DATA PROCESSING (computer systems based on specific computational models): 1 patents
  • G06N3/08 (Learning methods): 1 patents
  • G06T15/06 (Ray-tracing): 1 patents

Companies

File:James Valerio of North Plains OR (US) Top Companies.png

List of Companies

  • Intel Corporation: 6 patents

Collaborators

Subcategories

This category has the following 9 subcategories, out of 9 total.

Cookies help us deliver our services. By using our services, you agree to our use of cookies.